Full-chip leakage analysis for 65 nm CMOS technology and beyond.

Jiying Xue Tao Li Yangdong Deng Zhiping Yu

Published in: Integr. (2010)

Keyphrases

cmos technology
low power
power consumption
power dissipation
pattern recognition
high speed
real time
low cost
parallel processing
low voltage