Login / Signup
A VLSI implementation study of a 10 Mbit/s video decoder.
P. R. Burfield
M. Gandini
P. Garino
G. C. Ghigo
Published in:
Signal Process. Image Commun. (1993)
Keyphrases
</>
vlsi implementation
real time
neural network
feature extraction