Login / Signup
Optimization of the Binary Adder Architectures Implemented in ASICs and FPGAs.
Bojan Jovanovic
Milun Jevtic
Published in:
SOFA (2012)
Keyphrases
</>
field programmable gate array
optimization algorithm
constrained optimization
database
global optimization
embedded systems
data flow
neural network
general purpose
decision trees
optimization method
optimization methods
parallel computing
non binary