Login / Signup
Analytical delay models for VLSI interconnects under ramp input.
Andrew B. Kahng
Kei Masuko
Sudhakar Muddu
Published in:
ICCAD (1996)
Keyphrases
</>
database
real time
model selection
hidden markov models
high speed
graphical models
signal processing
maximum likelihood
sufficient conditions
input output
power dissipation