Login / Signup
A low-power clock frequency multiplier.
Md. Ibrahim Faisal
Magdy A. Bayoumi
Peiyi Zhao
Published in:
ISCAS (2006)
Keyphrases
</>
low power
clock frequency
power consumption
cmos technology
low cost
energy efficiency
floating point
high speed
digital signal processing
logic circuits
hardware implementation
distributed systems
real time
image processing
design process
mixed signal