Login / Signup
A Scalable and Programmable Architecture for the Continuous Restricted Boltzmann Machine in VLSI.
C. C. Lu
C. Y. Hong
H. Chen
Published in:
ISCAS (2007)
Keyphrases
</>
processor array
restricted boltzmann machine
deep learning
single chip
learning algorithm
prior knowledge
support vector machine
unsupervised learning