Login / Signup

A Diagnosable Network-on-Chip for FPGA Verification of Intellectual Properties.

Kyuseung HanJae-Jin LeeWoojoo LeeJinho Lee
Published in: IEEE Des. Test (2019)
Keyphrases
  • network on chip
  • real time
  • routing algorithm
  • high speed
  • database applications
  • computing systems
  • field programmable gate array