Login / Signup
Toward integrating overlay and physical networks for robust parallel processing architecture.
Katsuya Suto
Hiroki Nishiyama
Nei Kato
Takayuki Nakachi
Tatsuya Fujii
Atsushi Takahara
Published in:
IEEE Netw. (2014)
Keyphrases
</>
parallel processing
distributed processing
parallel architecture
processing units
computational power
parallel computers
processing speed
social networks
parallel architectures
parallel programming
pc cluster
parallel computation
computer networks
real time
ibm sp
cmos image sensor
tree decomposition
electronic circuits
level parallelism