Optimization of Testability of Sequential Circuits Implemented in FPGAs with Embedded Memory.

Andrzej Krasniewski

Published in: FPL (2004)

Keyphrases

embedded systems
optimization algorithm
smart camera
high speed
memory requirements
memory size
analog vlsi
real time
genetic algorithm
optimization process
constrained optimization
memory usage
parallel architectures
hardware software
reconfigurable hardware