Register bypassing in an asynchronous superscalar processor.
S. J. DavisC. J. ElstonPaul A. FindlayPublished in: J. Syst. Archit. (2000)
Keyphrases
- instruction set
- computer architecture
- multithreading
- floating point
- high speed
- parallel processing
- single chip
- highly parallel
- embedded systems
- application specific
- asynchronous communication
- low power
- ibm power processor
- level parallelism
- single processor
- high end
- memory efficient
- discussion forums
- parallel computing
- power consumption
- distributed systems
- computer science
- neural network