Login / Signup

Design, implementation, and performance evaluation of an earliest-deadline-first packet scheduling scheme in P4 hardware switches.

Shie-Yuan WangHsin-Yin Fu
Published in: J. Netw. Comput. Appl. (2022)
Keyphrases
  • vlsi implementation
  • packet scheduling
  • hardware architecture
  • real time
  • computer simulation
  • wireless networks