A 103 fJ/b/dB, 10-26 Gb/s Receiver With a Dual Feedback Nested Loop CDR for Wide Bandwidth Jitter Tolerance Enhancement.

Published in: IEEE J. Solid State Circuits (2023)

Keyphrases