VLSI implementation of bit serial architecture based multiplier in floating point arithmetic.

Jitesh R. Shinde Suresh S. Salankar

Published in: ICACCI (2015)

Keyphrases

vlsi implementation
floating point
floating point arithmetic
vlsi architecture
fixed point
fir filters
associative memory
instruction set
real time
neural network
data structure
feature space
motion estimation
filter bank