A formal model for proving hardware timing properties and identifying timing channels.

Maoyuan Qin Xinmu Wang Baolei Mao Dejun Mu Wei Hu

Published in: Integr. (2020)

Keyphrases

formal model
low cost
formal models
security properties
real time
predicate calculus
neural network
hardware and software
asynchronous circuits
computing systems
circuit design