Modeling and Analysis of Low Power 10 T Full Adder with Reduced Ground Bounce noise.

Raghvendra Singh Shyam Akashe

Published in: J. Circuits Syst. Comput. (2014)

Keyphrases

low power
power consumption
low cost
high speed
general purpose
single chip
parallel processing
noise model
vlsi architecture
high power