A 250MHz-2GHz wide range delay-locked loop.

Byung-Guk Kim Lee-Sup Kim

Published in: CICC (2004)

Keyphrases

wide range
clock frequency
high speed
power consumption
frequency band
high frequency
high end
parallel architecture
critical path
real world
web services
image processing
genetic algorithm
data sets
low power
massively parallel
cmos technology