Login / Signup
High-Speed Area-Efficient Hardware Architecture for the Efficient Detection of Faults in a Bit-Parallel Multiplier Utilizing the Polynomial Basis of GF(2m).
Saeideh Nabipour
Javad Javidan
Published in:
CoRR (2023)
Keyphrases
</>
high speed
artificial intelligence
case study
hardware architecture