Login / Signup

A 60-Gb/s PAM4 Wireline Receiver With 2-Tap Direct Decision Feedback Equalization Employing Track-and-Regenerate Slicers in 28-nm CMOS.

Kuan-Chang Xavier ChenWilliam Wei-Ting KuoAzita Emami
Published in: IEEE J. Solid State Circuits (2021)
Keyphrases