Login / Signup

Design of a high-speed RSA encryption processor based on the residue table for redundant binary numbers.

Nobuhiro TomabechiTeruki Ito
Published in: Systems and Computers in Japan (2002)
Keyphrases
  • high speed
  • design process
  • real time
  • low cost
  • embedded systems
  • single chip