Login / Signup

1-5.6 Gb/s CMOS clock and data recovery IC with a static phase offset compensated linear phase detector.

Sangjin ByunChung Hwan SonJongil HwangByung-Hun MinMun-Yang ParkHyun-Kyu Yu
Published in: IET Circuits Devices Syst. (2013)
Keyphrases