C
search
search
reviewers
reviewers
feeds
feeds
assignments
assignments
settings
logout
FPGA Implementation of LDPC Decoders Based on Joint Row-column Decoding Algorithm.
Zhiyong He
Sébastien Roy
Paul Fortier
Published in:
ISCAS (2007)
Keyphrases
</>
decoding algorithm
fpga implementation
row column
ldpc codes
low density parity check
hardware implementation
non binary
noise model
belief propagation
field programmable gate array
fast fourier transform
computer vision
multiscale
gaussian mixture model