Login / Signup

FPGA Implementation of LDPC Decoders Based on Joint Row-column Decoding Algorithm.

Zhiyong HeSébastien RoyPaul Fortier
Published in: ISCAS (2007)
Keyphrases