A unified delay model for CMOS logic styles.

Published in: ICECS (2003)

Keyphrases

unified model
high level
prior knowledge
computational model
process model
real time
similarity measure
probabilistic model
input data
theoretical analysis
theoretical framework
mathematical model