FPGA Implementation of AES Co-processor in Counter Mode.

Balwinder Singh Harpreet Kaur Himanshu Monga

Published in: BAIP (2010)

Keyphrases

multi agent systems
efficient implementation
fpga implementation
hardware implementation
field programmable gate array
high speed
image processing algorithms
s box
single chip
parallel processing
pattern recognition
fine grained
encryption algorithm