Min-Rank Conjecture for Log-Depth Circuits

Stasys Jukna Georg Schnitger

Published in: CoRR (2010)

Keyphrases

high speed
depth information
delay insensitive
depth map
asynchronous circuits
high level synthesis
database
databases
learning algorithm
information systems
high quality
analog circuits
lateral inhibition