Login / Signup

A Fast-Convergence Decoding Method and Memory-Efficient VLSI Decoder Architecture for Irregular LDPC Codes in the IEEE 802.16e Standards.

Yeong-Luh UengChung-Chao Cheng
Published in: VTC Fall (2007)
Keyphrases
  • ldpc codes
  • decoding algorithm
  • memory efficient
  • probabilistic model
  • low complexity
  • error correction