Login / Signup
VLSI Architecture for an adaptive equalizer in ISDN line termination.
Masayuki Ishikawa
Tsuneo Tsukahara
Tadakatsu Kimura
Published in:
ICASSP (1986)
Keyphrases
</>
vlsi architecture
vlsi implementation
low complexity
low power
real time
computer simulation
low cost
power consumption
feature extraction
high speed