Login / Signup
Real-time FPGA architecture of modified Stable Euler-Number algorithm for image binarization.
Naeem Abbasi
Jacques Athow
Aishy Amer
Published in:
ICIP (2009)
Keyphrases
</>
euler number
image binarization
hardware implementation
quadtree
document images
optical character recognition
signal processing
vision system
efficient implementation
data structure
multiresolution