Formal Analysis of Single WAIT VHDL processes for Semantic Based Synthesis.

Ludovic Jacomme Frédéric Pétrot Rajesh K. Bawa

Published in: VLSI Design (1999)

Keyphrases

formal analysis
formal methods
agent model
artificial intelligence
case study
software engineering
knowledge acquisition
process model