Login / Signup
A Parallel CMOS 2's Complement Multiplier Based on 5: 3 Counter.
Z. Guan
P. Thomson
A. E. A. Almaini
Published in:
ICCD (1994)
Keyphrases
</>
power consumption
parallel processing
parallel implementation
parallel programming
circuit design
learning algorithm
computer systems
hardware implementation
shared memory
multi core processors