) Montgomery multiplications in a scalable pipelined architecture.

Ravi Kumar Satzoda Chip-Hong Chang

Published in: ISCAS (2006)

Keyphrases

pipelined architecture
low end
smart card
fpga implementation
hardware implementation
field programmable gate array
integer arithmetic
xilinx virtex
real time
computer vision
case study
signal processing
efficient implementation
parallel computing