Login / Signup
A bit-level pipelined VLSI architecture for the running order algorithm.
Chun-Te Chen
Liang-Gee Chen
Jue-Hsuan Hsiao
Published in:
IEEE Trans. Signal Process. (1997)
Keyphrases
</>
vlsi architecture
multiscale
vlsi implementation
similarity measure