Implementation and Evaluation of Fast Parallel Packet Filters on a Cell Processor.

Yoshiyuki Yamashita Masato Tsuru

Published in: NDT (1) (2010)

Keyphrases

cell processor
parallel implementation
real time
efficient implementation
parallel computers
computer architecture
reinforcement learning
general purpose
hardware implementation
packet loss
parallel programming
highly parallel