Sign in
Automatic Formal Verification of Liveness for Pipelined Processors with Multicycle Functional Units.
Miroslav N. Velev
Published in:
CHARME (2005)
Keyphrases
</>
formal verification
functional units
model checking
processing elements
parallel algorithm
artificial intelligence
orders of magnitude
machine learning
image processing
software engineering
parallel processing
parallel computers
parallel architecture