Login / Signup
Optimal Loop Tiling for Minimizing Write Operations on NVMs with Complete Memory Latency Hiding.
Rui Xu
Edwin Hsing-Mean Sha
Qingfeng Zhuge
Yuhong Song
Jingzhi Lin
Published in:
ASP-DAC (2022)
Keyphrases
</>
write operations
response time
database
data access
mobile devices
query processing
management system
main memory