Login / Signup
Design of Memory Sub-System with Constant-Rate Bumping Process for H.264/AVC Decoder.
Chih-Hung Li
Wen-Hsiao Peng
Tihao Chiang
Published in:
IEEE Trans. Consumer Electron. (2007)
Keyphrases
</>
design process
low complexity
image sequences
decoding process
video codec
memory management