Sparse Systolic Tensor Array for Efficient CNN Hardware Acceleration.

Zhi Gang Liu Paul N. Whatmough Matthew Mattina

Published in: CoRR (2020)

Keyphrases

high order
high dimensional
low cost
programmable logic
real time
hardware and software
cellular neural networks
data sets
image sequences
cost effective
hardware implementation
dictionary learning
tensor factorization