Login / Signup

On-line optimization of FPGA power-dissipation by exploiting run-time adaption of communication primitives.

Katarina PaulssonMichael HübnerJürgen Becker
Published in: SBCCI (2006)
Keyphrases
  • power reduction
  • power dissipation
  • low power
  • power consumption
  • high speed
  • communication networks
  • low cost
  • digital signal processing
  • pattern recognition
  • logic circuits
  • network on chip