Login / Signup
A microarchitectural performance evaluation of a 3.2 Gbyte/s microprocessor bus.
Timothy J. Stanley
Michael Upton
Patrick Sherhart
Trevor N. Mudge
Richard B. Brown
Published in:
MICRO (1993)
Keyphrases
</>
high speed
instruction set
floating point
special purpose hardware
real time
design methodology
data mining
case study
circuit design
databases
real world
image processing
object oriented
application specific
computer architecture
physical design