Divide and Concatenate: A Scalable Hardware Architecture for Universal MAC.

Bo Yang Ramesh Karri David A. McGrew

Published in: IACR Cryptol. ePrint Arch. (2003)

Keyphrases

hardware architecture
hardware implementation
hardware architectures
associative memory
real time
field programmable gate array
neural network
efficient implementation
processing elements