Efficient formal verification of pipelined processors with instruction queues.

Miroslav N. Velev

Published in: ACM Great Lakes Symposium on VLSI (2004)

Keyphrases

formal verification
model checking
special case
parallel execution
model checker
bounded model checking
artificial intelligence
e learning
instruction set
waiting times
automated verification
program slicing