Login / Signup
A Highly Regular and Scalable AES Hardware Architecture.
Stefan Mangard
Manfred Josef Aigner
Sandra Dominikus
Published in:
IEEE Trans. Computers (2003)
Keyphrases
</>
hardware architecture
hardware implementation
hardware architectures
associative memory
processing elements
neural network
artificial intelligence
image processing
field programmable gate array
real time
case study
computational complexity
pairwise
open source