Example-driven interconnect synthesis for heterogeneous coarse-grain reconfigurable logic.