Login / Signup

VLSI models of network-on-chip interconnect.

Dimitrios N. SerpanosWayne H. Wolf
Published in: VLSI-SoC (2007)
Keyphrases
  • probabilistic model
  • high speed
  • power dissipation
  • network on chip
  • low power
  • multi processor