Login / Signup
A stereo multibit ΣΔ DAC with asynchronous master-clock interface.
Tom Kwan
Robert W. Adams
Robert Libert
Published in:
IEEE J. Solid State Circuits (1996)
Keyphrases
</>
computer vision
high speed
early vision
stereo camera
visual interface
multi camera
power consumption
stereo matching
stereo vision
data sets
stereo images
user friendly
depth map
video sequences
three dimensional
stereo reconstruction
asynchronous circuits
novice users
real time
friendly interface
max csp