Login / Signup
A 2.1Mpixel 120frame/s CMOS image sensor with column-parallel ΔΣ ADC architecture.
Youngcheol Chae
Jimin Cheon
Seunghyun Lim
Dongmyung Lee
Minho Kwon
Kwisung Yoo
Wunki Jung
Dong-Hun Lee
Seogheon Ham
Gunhee Han
Published in:
ISSCC (2010)
Keyphrases
</>
cmos image sensor
parallel processing
single chip
analog to digital converter
dynamic range
real time
low power
processing capabilities
solid state
sigma delta
low cost
high speed
signal processing
vision system