Efficient transistor-level timing yield estimation via line sampling.

Hiromitsu Awano Takashi Sato

Published in: DAC (2016)

Keyphrases

high speed
integrated circuit
estimation error
sample size
line segments
skewed data
database
importance sampling
robust estimation
random sampling
low power
cost effective
lightweight
low cost
data structure
decision trees
neural network
data sets