A 3.3-V 12-b 50-MS/s A/D converter in 0.6-μm CMOS with over 80-dB SFDR.

Hui Pan Masahiro Segami Michael Choi Jing Cao Asad A. Abidi

Published in: IEEE J. Solid State Circuits (2000)

Keyphrases

low voltage
analog to digital converter
high speed
data conversion
design considerations
power consumption
low power
transfer function
analog vlsi
database
high voltage
image sensor
circuit design
multiple sclerosis
power supply
single phase
cmos image sensor
database manager
low cost
hd video