Login / Signup

A VLSI architecture for minimizing the transmission power in OFDM transceivers.

Konstantinos BabionitakisY. DagresKonstantinos NakosDionysios I. Reisis
Published in: ICECS (2003)
Keyphrases