Login / Signup
A Verilog Piecewise-Linear Analog Behavior Model for Mixed-Signal Validation.
Sabrina Liao
Mark Horowitz
Published in:
IEEE Trans. Circuits Syst. I Regul. Pap. (2014)
Keyphrases
</>
piecewise linear
data sets
decision trees
signal processing
input data
vlsi circuits