Login / Signup
A Dual-Supply 0.2-to-4GHz PLL Clock Multiplier in a 65nm Dual-Oxide CMOS Process.
Shaishav Desai
Pradeep Trivedi
Vincent Von Kanael
Published in:
ISSCC (2007)
Keyphrases
</>
high speed
primal dual
power consumption
data sets
proximal point algorithm